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Introduction: With increasing complexity of VLSI circuits there is a constant requirement for efficient methods of automatic test pattern generation [1, 2] . Genetic algorithms (GAs) have proven effective in other VLSI applications, including cell placement [3] , compacting randomly generated test sets [4] , and channel routing [5] . The GA is an adaptation of the biological genetic process [6] [7] [8] , producing optimal solutions by manipulation of a population of binary strings governed by a selection system biased towards superior solutions. This letter introduces a methodology that has been adapted to implement GAs in test pattern generation, illustrating our approach with a basic example circuit and corresponding results. The test set produced by the GA may be passed to automatic test equipment (ATE) for stimulation of the inputs of a test circuit, a pass or fail response may then be produced.
Implementation: A population of binary strings (chromosomes) are created by random generation of each bit (gene), the chromosome length is equal to the number of inputs (n) to our test circuit, and therefore forms our test pattern. The possible number of combinations for the chromosome is 2 n . Each chromosome in our population is evaluated for its efficiency as a test pattern (fitness). This is achieved by simulation of the current circuit model, an output response for each test pattern is obtained for a faultfree circuit. Fault simulation is performed by setting each node within the circuit to a logic '1' and then logic '0', in order to simulate a stuck-at-one and a stuck-at-zero fault condition respectively. In each case the circuit output is compared to that of the fault-free response, if the simulation causes an observable change in the state of the circuit output then the current fault condition is said to be detected. The chromosome that detects the most faults (the fittest) is the first entry into the test set. A global record table is established to record the faults that have been detected by the chromosomes in our test set, the table reflects the fault coverage of the test set and provides necessary information for our fitness function.
A basic overview of the fitness function is presented in figure 1 ., for successive generations a scoring system is employed by our fitness evaluation function. During simulation the GA uses the information within the global record table to award relatively higher scores to chromosomes that detect faults within the circuit that have not been previously detected by members of the current test set. The fittest member of the population for each generation is then entered into the test set, and the information in the global record table is updated. However, a chromosome is only entered if it improves the fault coverage for the circuit, this procedure also eradicates the possibility of duplication.
Fig. 1 Fitness Function
The fitness value assigned to a chromosome determines its probability of selection as a parent, the higher the fitness value the greater the probability of the chromosome being selected to engage in crossover (reproduction). We achieve this by implementing the roulette wheel method of selection [7, 8] . Our GA uses two point crossover, with a crossover rate of 100% [7] , two points within the length of the chromosome are generated at random, the portions that reside between these two points are exchanged between the parent chromosomes producing two new chromosomes as offspring. New characteristics are introduced by random modification or replacement of bits within a chromosome, this process is referred to as mutation [7, 8] .
Results and Discussion:
As an example, the GAs performance is illustrated with the 18 input circuit shown in figure 2 . The test set produced is shown in column 2 of table 1., the third column represents the total fault cover of all test patterns entered up to that point, the information being updated as each new pattern is entered into the set. On this occasion the GA has produced 16 test patterns that provide 100% fault coverage for our circuit, this information is represented graphically in figure 3 . A similar response was achieved in experimenting with larger circuits of more than 17 gates, and inputs ranging from 8 to 26. For 25 passes of the GA, between 15 and 19 test patterns were produced for the example circuit. The last two columns of the table reflect the contents of the GA's global record table, and show the stuck-at faults that are detected by each test pattern. For example, the first test pattern in our test set has a fault coverage of 15%, detecting potential stuck-at-zero faults on nodes f,l, and q, and potential stuck-at-one faults on nodes 3,6,9,13,14,15 and out. The last fault condition to be detected by this test set was input a stuck-at-one. Figure 2. illustrates the logic state of each node of our circuit in a fault-free state, with test pattern 15 applied to the circuit inputs. The output in the fault-free state is observed to be '1', however, if input a experienced a 'stuck-at-one' fault condition, the output would clearly change state to logic '0', allowing the fault condition to be detected. The state of the relevant nodes for this condition are shown in bold typeface in figure 2. Table 1 . Results of example circuit (Fig. 2) Various methods of crossover were considered, one point crossover [7, 8] was initially implemented but did not perform to our satisfaction, leading us to experiment with two-point crossover which produced a higher fault coverage, in a shorter time. Different mutation rates [7] were implemented until 100% fault coverage was achieved, finally setting the mutation probability at 2.5%. 
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